This paper presents an overview of the topology of D-Wave’s next-generation quantum processors. It provides examples of minor embeddings and discusses the performance of embedding algorithms for the new topology compared to the existing Chimera topology. It also presents some initial performance results for simple, standard Ising model classes of problems.
White Paper
Next-Generation Topology of D-Wave Quantum Processors